

Form PTO-1449 (modified)

List of Patents and Publications For Applicant's Information

ATTY. DKT. NO. 5181-96500

SERIAL NO. 10/008,271

APPLICANT: Freyensee, et al.

GROUP: 2661

| Disclosure Statement (Use several sheets if necessary) | | FILING DAT | ΓE: November 9, 2001 | | · · · · · · · · · · · · · · · · · · · | | |
|--|--------------|-----------------|----------------------|------------------|---------------------------------------|---------------------------------------|-------------------------------|
| | | U | I.S. PATENT | DOCUMENTS | | | |
| EXAM. INITIALS | REF. DES. | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB CLASS | FILING DATE IF APPROPRIATE |
| TP | A1 | 5,812,824 | 9/22/98 | Dearth, et al. | | | |
| 1 | A2 | 5,732,247 | 3/24/98 | Dearth, et al. | | • | , |
| , | A3 | 5,881,267 | 3/9/99 | Dearth, et al. | | RECE | EIVED |
| | A4 | 5,848,236 | 12/8/98 | Dearth, et al. | | | |
| | A5 | 6,031,987 | 2/29/00 | Damani, et al. | | FEB 2 | 8 2002 |
| | A6 | 5,910,903 | 6/8/99 | Feinberg, et al. | | Technology | Center 2600 |
| | A7 | 5,850,345 | 12/15/98 | Son | | | |
| | A8 | 6,053,947 | 4/25/00 | Parson | | | |
| | A9 | 5,870,585 | 2/9/99 | Stapleton | | | |
| | A10 | 5,751,941 | 5/12/98 | Hinds, et al. | | | |
| | A11 | 5,634,010 | 5/27/97 | Ciscon, et al. | | | |
| | A12 | 6,117,181 | 9/12/00 | Dearth, et al. | | | |
| | A13 | 5,519,848 | 5/21/96 | Wloka, et al. | Ę | ECEIVI | ED |
| | A14 | 5,442,772 | 8/15/95 | Childs, et al. | | | |
| | A15 | 5,339,435 | 8/19/94 | Lukin, et al. | | EB % 8 % | 002 |
| | A16 | 4,456,994 | 6/26/84 | Segarra | Tech | nology Cent | er 2100 |
| | A17 | 5,625,580 | 4/29/97 | Read, et al. | | | |
| | A18 | 5,715,184 | 2/3/98 | Tyler, et al. | | · · · · · · · · · · · · · · · · · · · | |
| | A19 | 5,794,005 | 8/11/98 | Steinman | | | |
| | A20 | 5,907,695 | 5/25/99 | Dearth | | | |
| | A21 | 4,821,173 | 4/11/89 | Young, et al. | | | |
| | A22 | 4,937,173 | 6/26/90 | Kanda, et al. | | | |
| | A23 | 5,185,865 | 2/9/93 | Pugh | | | |
| / | A24 | 5,327,361 | 7/5/94 | Long, et al. | | - | |
| | A25 | 5,455,928 | 10/3/95 | Herlitz | | | |
| T.P. | A26 | 6,345,242 | 2/5/02 | Dearth, et al. | | | |

EXAMINER:

Thai Phan

DATE CONSIDERED: 6/20/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



List of Patents and Publications AFTY. DKT. NO. 5181-96500

For Applicant's Information Form PTO-1449 (modified)

SERIAL NO. 10/008,271

GROUP: 2661

| • • | ilcant's information | THE EXECUTIVE. Troyonood, or an | | | | | |
|-----------|---|--|--|--|--|--|--|
| • | osure Statement eral sheets if necessary) | FILING DATE: November 9, 2001 | | | | | |
| (Ose seve | | Including Author, Title, Date, Pertinent Pages | s. Etc.) | | | | |
| A28 | | sion of an Object Oriented Design Structure Into S | | | | | |
| T.P. | Languages," Verschueren, 1, August 25, 1998, pages | A.C., IEEE Xplore, appears in Euromicro Confere | ence, 1998, Proceedings. 24 th , vol. | | | | |
| A29 | "Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89. | | | | | | |
| A30 | | terface for VHDL and its Typical Applications," Nonference and VHDL International Use Forum, 19 16, 1998, pages 32-38. | | | | | |
| A31 | | terface for the Verilog Hardware Description Lang HDL Conference, 1996, Proceedings., 1996 Intern | = = = | | | | |
| A32 | • | nt for HDL Verification," York, et al., IEEE Xplore ings., 1995 International, March 27, 1995, pages 9 | • | | | | |
| A33 | "The PowerPC 603 C++ Volume of Papters, Feb. 28, | erilog Interface Model," Voith, R.P., IEEE Xplore. 1994, pages 337-340. | , appears in Compcon Spring 94, | | | | |
| A34 | "Networked Object Oriente pages. | ed Verification with C++ and Verilog, Dearth, et a | 1., IEEE, XP-002144328, 1998, 4 | | | | |
| A35 | Patent Abstracts of Japan, | publication no. 10326835, published December 8, | 1998. DECENTED | | | | |
| A36 | Patent Abstracts of Japan, | publication no. 10049560, published February 20, | DECEIVEL | | | | |
| A37 | Patent Abstracts of Japan, | oublication no. 10340283, published December 22 | FEB 2 8 2002 | | | | |
| A38 | Patent Abstracts of Japan, | oublication no. 07254008, published October 3, 19 | 795. Technology Center 21 | | | | |
| A39 | "Multiprocessing Verilog S Abstract, May 30, 1994, 1 | imulator Exploits the Parallel Nature of HDLs." Loage. | | | | | |
| A40 | "It's A Multithreaded World | d, Part I," Charles J. Northrup, BYTE, May 1992, | 7 pages. | | | | |
| A41 | "It's a Multithreaded World | , Part 2," Charles J. Northrup, BYTE, June 1992, | рр. 351-356. | | | | |
| A42 | "Weaving a Thread," Shash | i Prasad, BYTE, October 1995, pp. 173-174. | | | | | |
| A43 | "Making Sense of Collabor pages. | ative Computing," Mark Gibbs, Network World C | Collaboration, January 10, 1994, 4 | | | | |
| A44 | "Parallel Logic Simulation September 1994, pp. 255-2 | of VLSI Systems," Bailey, et al., ACM Computing 94. | g Surveys, Vol. 26, No. 3, | | | | |
| A45 | IEEE, Vol. 81, No. 2, Febru | * * * * | | | | | |
| T.P. A46 | "Distributed Simulation Are Presentation by Freyensee | chitecture, SW Environment, Enterprise Server Prond Frankel, November 9, 2000, 13 pages. | oducts," Purdue ERECEIVE | | | | |

EXAMINER:

Thai Phan


DATE CONSIDERED:

6/20/05

FEB 2 8 2002

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

SERIAL NO. 10/008,271



List of Patents and Publications For Applicant's Information Disclosure Statement

APPLICANT: Freyensee, et al.

GROUP: 2661

| (Use several sheets if | | | | | | |
|--|---|--------------------------------------|--|--|--|--|
| | OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) |) <u> </u> | | | | |
| T.P. A47 "BNF: 10. | and EBNF: What Are They And How Do They Work?," Lars Marius Garshol | , October 12, 1999, pp. 1- | | | | |
| I _ I' _ | C: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation cation, 2001 Avery Design Systems, Inc., 8 pages. | on, Hardware-Software Co- | | | | |
| T. P. A49 "Princi | ciples of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, | 10 pages. | | | | |
| 1 - N - 1 | "IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages. | | | | | |
| | Vera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to 2, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 | | | | | |
| `!` # . | I Designe of a Bust Arbitration Module for the 68000 Series of Microprocesso pp. 398-402. | ors," Ososanya, et al., IEEE | | | | |
| | HDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & ue 3, June 1990, pp. 25-32 | & Test of Computers, Vol. | | | | |
| Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354. | | | | | | |
| | | RECEIVED | | | | |
| | | FEB 2 8 2002 | | | | |
| | Te | chnology Center 2600 | | | | |
| | | | | | | |
| | | | | | | |
| | | RECEIVED | | | | |
| | | FEB 2 8 2002 | | | | |
| | Tech | FEB 2 8 2002 Innology Center 2100 | | | | |
| | | | | | | |
| | | | | | | |

Thai Phan **EXAMINER:**

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner. APR 0 7 2005

Page 1 of 1

Form PTO-1449 (modified)

List of Patents and Publications

For Applicant's Information

Disclosure Statement

SERIAL NO. 10/008,271

APPLICANT: Freyensee, et al.

GROUP: 2661

(Use several sheets if necessary)

FILING DATE: November 9, 2001

| U.S. PATENT | DOCUMENTS |
|-------------|-----------|
|-------------|-----------|

| | | U | .S. PAIENTI | JOCUMEN 15 | | | |
|-------------------|--------------|-----------------|-------------|-----------------|-------|--------------|----------------------------|
| EXAM. INITIALS | REF. DES. | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB CLASS | FILING DATE IF APPROPRIATE |
| T.P | B1 | 6,711,411 | 3/23/04 | Ruffini | | · · | |
| T.P. | B2 | 6,134,234 | 10/17/00 | Kapanen | | | |
| T.P. | В3 | 5,398,317 | 3/14/95 | Nugent | | | |
| T.P. | B4 | 5,907,685 | 5/25/99 | Douceur | | | |
| T.P. | B5 | 6,748,451 | 6/8/04 | Woods et al. | | | |
| T.P. | В6 | 5,875,179 | 2/23/99 | Tikalsky | | | |
| T.P | B7 | 5,892,957 | 4/6/99 | Normoyle et al. | | | |
| T.P. | В8 | 5,991,533 | 11/1999 | Sano et al. | | | |
| | | | | | | | |
| <u> </u> | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

| OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | |
|--|--|--|--|--|--|--|--|
| 7. P. B9 Jerry Banks, ed.; Handbook of Simulation; 1998; John Wiley & Sons, Inc.; pages 3-51 | | | | | | | |
| B10 | Robert W. Sebesta, Concepts of Programming Language, 1999 Addison Wesley L9ongman, Inc., Fourth Edition, pages 105-131 | | | | | | |
| UKI = 3 | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

| FX | Λ | 7/ | M | IL | D. |
|----|---|----|---|----|----|

Thai Phan

DATE CONSIDERED:

6/20/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.